Changes
Page history
Update Verilator
authored
Nov 12, 2020
by
Toru Koizumi
Show whitespace changes
Inline
Side-by-side
Verilator.md
View page @
fcc68201
...
...
@@ -40,8 +40,8 @@ static constexpr size_t clock_Hz = 55000000;
// UART baudrate
static constexpr size_t uart_Hz = 115200;
// The number of CoreMark iterations is depend on clock speed.
// Max:
2
0 seconds
static constexpr size_t max_cycle =
2
0 * clock_Hz;
// Max:
3
0 seconds
static constexpr size_t max_cycle =
3
0 * clock_Hz;
size_t timer_ps = 0;
...
...
...
...